UCL  IRIS
Institutional Research Information Service
UCL Logo
Please report any queries concerning the funding data grouped in the sections named "Externally Awarded" or "Internally Disbursed" (shown on the profile page) to your Research Finance Administrator. Your can find your Research Finance Administrator at https://www.ucl.ac.uk/finance/research/rs-contacts.php by entering your department
Please report any queries concerning the student data shown on the profile page to:

Email: portico-services@ucl.ac.uk

Help Desk: http://www.ucl.ac.uk/ras/portico/helpdesk
 More search options
Mrs Priya Gupta
1.14, 1st Floor
CBH, 43-45 Foley Street
London
W1W 7TY
Mrs Priya Gupta profile picture
Appointment
  • Research Fellow in Flexible Electronics and Wireless Sensing
  • Dept of Med Phys & Biomedical Eng
  • Faculty of Engineering Science
Biography

  • Currently employed as Research Fellow in Flexible Electronics and Wireless Sensing in the UCL Department of Medical Physics & Biomedical Engineering in the service of University College London ‘UCL’ (UK) [Jan. 2021-Present].
  • Worked as Research Associate with University of Edinburgh (Received Early career Marie Curie Individual Fellowship) on Low-power Mixed Signal IC Design for Biomedical Applications [2018-2020].
  • Strong professional skills with Doctor of Philosophy (PhD) focused in Novel Ultra-low Power based Arithmetic and SRAM cells Design from BITS Pilani, India [2012-2018].
  • Comprehensive knowledge in Low Power Digital Design, Analog IC, Verilog-AMS, VHDL, Verilog, FPGA design and development, and mixed system IC design.
  • Worked as Assistant Professor at Engineering College, India for 2.5 years.

Research Summary
Mixed signal devices and circuits designs at deep micron CMOS technologies for biomedical applications, Flexible PCB design, Analog front end circuitry for different types of sensors, Wearable Electronics
Teaching Summary

2017- 2018|ABES Engineering College, Ghaziabad| Assistant Professor

Key Deliverables

 Assigned as training co-ordinator of Centre for building skills and employability (CBSE)

 Training organizer for Centre of Excellence (COE)-VLSI Design

 Solely Delivered 2 months training on Digital & Analog based backend training program

 Designed and developed following training modules:

 Verilog and VHDL based front end training program (VFET)

 Digital & Analog based backend training program (DABET)

 Lab instructor for Microcontroller for embedded system Lab

July 2016- December 2016|The North-Cap University, Gurgaon| Visiting Faculty

Key Deliverables

 Instructor for Digital Electronics, Basic Electronics Engineering

 Lab instructor for Digital Electronics Lab, Basic Electronics Engineering Lab

2012- 2016|Birla Institute of Technology & Science, Pilani| Full Time Research Scholar

Key Deliverables

 Tutorial instructor of Analog and Digital VLSI Design (ADVD) for undergraduate students

 Instructor for Analog Electronics Lab and Digital Design Lab offered to undergraduate students

January 2011-January 2012|Manav Rachna International University, Faridabad| Assistant Professor

Key Deliverables

 Instructor for Digital System Design, Electronics Devices and Circuits, Microprocessors and Interfacing, Microcontroller and PLC’s, Semiconductor Device modelling.

 Lab instructor for Microprocessors & Interfacing Lab, and Digital System Design Lab for undergraduate students.

Some IRIS profile information is sourced from HR data as explained in our FAQ. Please report any queries concerning HR data shown on this page to hr-services@ucl.ac.uk.
University College London - Gower Street - London - WC1E 6BT Tel:+44 (0)20 7679 2000

© UCL 1999–2011

Search by