UCL  IRIS
Institutional Research Information Service
UCL Logo
Please report any queries concerning the funding data grouped in the sections named "Externally Awarded" or "Internally Disbursed" (shown on the profile page) to your Research Finance Administrator. Your can find your Research Finance Administrator at https://www.ucl.ac.uk/finance/research/rs-contacts.php by entering your department
Please report any queries concerning the student data shown on the profile page to:

Email: portico-services@ucl.ac.uk

Help Desk: http://www.ucl.ac.uk/ras/portico/helpdesk
Publication Detail
Cache misses and energy-dissipation results for JPEG-2000 filtering
  • Publication Type:
    Conference
  • Authors:
    Andreopoulos Y, Masselos K, Schelkens P, Lafruit G, Cornelis J
  • Publisher:
    IEEE
  • Publication date:
    2002
  • Place of publication:
    Piscataway, US
  • Pagination:
    201, 209
  • Published proceedings:
    2002 14th International Conference on Digital Signal Processing, Proceedings: DSP 2002: July 1-3, 2002, Conference Centre "P.M. Nomikos", Santorini, Hellas (Greece)
  • Volume:
    1
  • Editors:
    Skodras AN,Constantinides AG
  • ISBN-10:
    0780375033
  • Status:
    Published
  • Language:
    English
  • Keywords:
    cache storage, code standards, data compression, digital filters, discrete wavelet transforms, image coding, parallel architectures, power consumption
Abstract
After its establishment as a new standard for still-image coding, JPEG-2000 is now in the stage of the exploration for efficient implementation in real-life systems. In this paper we focus on the implementation of the frontend part, i.e. the filtering processes performed by the discrete wavelet transform (DWT). The target platforms are programmable processors, since the modern evolution of their design positions them as good alternatives for efficient, flexible and fast time-to-market designs. As a result, to facilitate the incorporation of the new standard in such designs, we present experimental and theoretical results for the data-related cache misses that occur during the DWT, since it has been shown that these comprise the main bottleneck in this type of application. In addition to this, we also rank the presented designs with respect to the power efficiency, under a high-level power estimation scheme. To validate our models, apart from the simulation results, indicative experimental results are presented in superscalar and VLIW real-life architectures.
Publication data is maintained in RPS. Visit https://rps.ucl.ac.uk
 More search options
UCL Researchers
Author
Dept of Electronic & Electrical Eng
University College London - Gower Street - London - WC1E 6BT Tel:+44 (0)20 7679 2000

© UCL 1999–2011

Search by