UCL  IRIS
Institutional Research Information Service
UCL Logo
Please report any queries concerning the funding data grouped in the sections named "Externally Awarded" or "Internally Disbursed" (shown on the profile page) to your Research Finance Administrator. Your can find your Research Finance Administrator at http://www.ucl.ac.uk/finance/research/post_award/post_award_contacts.php by entering your department
Please report any queries concerning the student data shown on the profile page to:

Email: portico-services@ucl.ac.uk

Help Desk: http://www.ucl.ac.uk/ras/portico/helpdesk
Publication Detail
A 19.5mW 1.5V 10-bit pipeline ADC for DVB-H systems in 0.35μm CMOS
Abstract
This paper describes a 10-bit analog-to-digital converter (ADC) for digital video broadcasting-handheld (DVB-H) systems. The ADC is based on a 2.5-2.5-2.5-4 bits-per-stage pipeline architecture and occupies an area of 1.3 mm2 in a 0.35 mum CMOS process. At the target sampling rate of 20.48 MS/s, measured results show that the converter consumes 19.5 mW from a 1.5 V power supply and achieves 56 dB SNR and 60 dB SFDR. Effective resolution bandwidth is 100 MHz and energy consumption per conversion is 0.19 pJ
Publication data is maintained in RPS. Visit https://rps.ucl.ac.uk
 More search options
UCL Researchers
Author
Dept of Electronic & Electrical Eng
University College London - Gower Street - London - WC1E 6BT Tel:+44 (0)20 7679 2000

© UCL 1999–2011

Search by