UCL  IRIS
Institutional Research Information Service
UCL Logo
Please report any queries concerning the funding data grouped in the sections named "Externally Awarded" or "Internally Disbursed" (shown on the profile page) to your Research Finance Administrator. Your can find your Research Finance Administrator at http://www.ucl.ac.uk/finance/research/post_award/post_award_contacts.php by entering your department
Please report any queries concerning the student data shown on the profile page to:

Email: portico-services@ucl.ac.uk

Help Desk: http://www.ucl.ac.uk/ras/portico/helpdesk
Publication Detail
Optimization of bit-per-stage for low-voltage low-power CMOS pipeline ADCs
Abstract
This paper attempts to theoretically determine the optimal number of bit-per-stage required for the CMOS low-voltage (Vsupply < 2.5Vth) radix-2 pipeline ADC architecture, with minimization of power dissipation and analog complexity as the overall goal. The design of a 1.5 V, 21 mW, 25 MS/s, 10-bit pipeline ADC is employed as reference. The results of the optimization analysis show that 2.5 bit-per-stage is the optimum for the 10-bit ADC design with digital error correction. This can also be generalized for any n-bit low-voltage pipeline ADC.
Publication data is maintained in RPS. Visit https://rps.ucl.ac.uk
 More search options
UCL Researchers
Author
Dept of Electronic & Electrical Eng
University College London - Gower Street - London - WC1E 6BT Tel:+44 (0)20 7679 2000

© UCL 1999–2011

Search by