Institutional Research Information Service
UCL Logo
Please report any queries concerning the funding data grouped in the sections named "Externally Awarded" or "Internally Disbursed" (shown on the profile page) to your Research Finance Administrator. Your can find your Research Finance Administrator at https://www.ucl.ac.uk/finance/research/rs-contacts.php by entering your department
Please report any queries concerning the student data shown on the profile page to:

Email: portico-services@ucl.ac.uk

Help Desk: http://www.ucl.ac.uk/ras/portico/helpdesk
Publication Detail
A winner-take-all network for large-scale analogue vector quantisers
A BiCMOS scalable high-speed current-mode asynchronous Winner-Take-All (WTA) circuit is described. The proposed arrangement is well suited to applications requiring large WTA systems where operating speed and resolution are important parameters, for example, vector quantisation. The WTA has improved resolution and operating speed compared to other current-mode WTAs, especially for large M, where M is the number of inputs. The circuit is very economical in terms of power consumption and operates with 2.8 V supply rails.
Publication data is maintained in RPS. Visit https://rps.ucl.ac.uk
 More search options
UCL Researchers
Dept of Electronic & Electrical Eng
University College London - Gower Street - London - WC1E 6BT Tel:+44 (0)20 7679 2000

© UCL 1999–2011

Search by